Skip to main content
Log in
S20B-PUDSS-1(LF)(SN) — JST product photo
JST

JST PUD S20B-PUDSS-1(LF)(SN) Header, 20 Pos, 2.00mm

MPNS20B-PUDSS-1(LF)(SN)
Active

JST PUD header, order code S20B-PUDSS-1(LF)(SN), 20 positions, dual row, 2.00 mm pitch, 3 A, 250 V, tin-plated mating contacts, through-hole right-angle, solder termination.

$0.8400Ref. price · indicative, final on quote
S20B-PUDSS-1(LF)(SN) datasheet
StockContact for availability
Lead timeIn Stock wk
MOQ1 pcs
  • New & original stockTraceable channels only — no mixed lots, no re-taped reels.
  • Factory packaging where availableSealed reels, trays and bags; cut quantities always stated on the quote.
  • Photo-verified countsEvery line counted and photographed before the box closes.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.
How we verify every order →

Specifications

S20B-PUDSS-1(LF)(SN) Technical Specifications
ParameterValue
SeriesPUD
GenderMale Pin
Mounting typeThrough Hole, Right Angle
Connector typeHeader
Fastening typeLatch Holder
Voltage rating250V
Current rating3A
Operating temperature-25°C~85°C
Contact materialCopper Alloy
Insulation colorNatural
Insulation height0.335\" (8.51mm)
Insulation materialPolyamide (PA66), Nylon 6/6, Glass Filled
Material flammability ratingUL94 V-0
StyleBoard to Cable/Wire
PackageTray
FeaturesBoard Guide
ShroudingShrouded - 4 Wall
TerminationSolder
Contact shapeSquare
Rows2
Pitch0.079\" (2.00mm)
Positions20
Row spacing - mating0.079\" (2.00mm)
Contact finish - postTin
Contact length - post0.118\" (3.00mm)
Contact finish - matingTin

Product details

20-circuit shrouded header with latch holder

The S20B-PUDSS-1(LF)(SN) is the 20-circuit member of JST's PUD board-to-wire header line, a shrouded 4-wall design with a latch holder for positive retention. Tin-plated mating contacts rated 3 A at 250 V, through-hole right-angle mounting, 2.00 mm pitch, dual-row with 0.079" (2.00 mm) row spacing.

Position count across the PUD series

The S20B-PUDSS-1(LF)(SN) carries 20 positions loaded all. The pitch, row spacing, and contact plating are shared across the PUD series; match the position count to the circuit count on the board.